Abstract-Settling time is a crucial design issue in PhaseLocked Loop (PLL) used in modern wireless communication systems. A Digitally Controlled Oscillator (DCO)-based multioperational modes All-Digital PLL (ADPLL), which can achieve an ultra fast settling time of 10 µs, has been intensively researched. This paper describes a novel Counter-Based Mode Switching Controller (CB-MSC) for the ADPLL to further reduce its settling time. By monitoring the variation of DCO Tuning Word (OTW), the CB-MSC can control the ADPLL to switch from one operational mode to another quickly, which significantly reduce the mode switching time. An estimated OTW for presetting the DCO is also generated by the CB-MSC to accelerate the frequency acquisition process. The proposed ADPLL was designed in VHDL and simulated in ModelSim environment. Simulation results demonstrate that a minimum settling time of 5.7 µs is achieved and the average improvement factor is 37.8%.
I. INTRODUCTION
Phase-Locked Loop (PLL) is an essential block of modern communication systems, which is used as frequency synthesizer supplying local clock frequency. It is traditionally implemented using a Charge-Pump and a Voltage Controlled Oscillator (VCO), which suffers from high level reference spurs, poor phase noise caused by charge-pump mismatch and large die area due to integrated RC loop filter. Recently, taking the advantage of nanometer-scale CMOS process, several Digitally Controlled Oscillator (DCO)-based All-Digital PLLs (ADPLLs) have been proposed in [1] - [3] . Compared with traditional CPPLL, the ADPLL has many advantages. First, it avoids analog components and can be implemented using automated CAD tools. Second, all the signals in the ADPLL are digital, therefore it is immune to the digital switching noise in SoC system. Third, in the ADPLL, frequency locking is faster than in CPPLLs. As presented in [4] - [6] , the settling time is about 20 µs to 30 µs in CPPLLs, while it achieved 10 µs settling time in the ADPLL [7] .
Settling time is a key specification of PLL-based frequency synthesizer. For instance, in cellular mobile system, settling time determines how agile a communication channel can be switched from one frequency to another and how fast the system can be turned on or off [8] . For ZigBee application, it is important to minimize energy consumption of the wireless terminal node by minimizing the active duty-cycle, which depends on the settling time of the PLL [9] . A fast settling process also causes less negative effects on the rest blocks in a System-on-Chip (SoC) environment due to less noise produced by the PLL.
Taking the advantage of nanometer-scale CMOS process, several Digitally Controlled Oscillator (DCO)-based AllDigital PLLs (ADPLLs) have been proposed in [1] - [3] , which achieved much faster settling time than classic Charge-Pump PLLs (CPPLLs). A block diagram of the DCO-based ADPLL is shown in Fig. 1 . In the ADPLL, to achieve a large output frequency range and a simple control logic, the tunable capacitors in the DCO are split into several banks. Each bank corresponds to an operational mode. The Mode Switching Controller (MSC) is used to control the ADPLL to switch from one mode to another. The total settling time of the multi-operational modes ADPLL consists of the frequency acquisition time in each mode and the mode switching time determined by the MSC. Consequently, fast frequency acquisition and quick mode switching are the approaches to achieve a fast settling time.
Various techniques have been reported to reduce the settling time of ADPLLs. One of the most popular techniques is the dynamic control of system's loop bandwidth. As presented in [10] , the loop bandwidth was adjusted during the tracking mode to accelerate the frequency acquisition process. A DCO codeword presetting method using PVT calibration was reported in [11] ,which enabled one-cycle frequency acquisition. A feed-forward technique which used the input reference signal to compensate the phase error was proposed in [12] . Other techniques such as binary search algorithms and two stages TDC for ADPLL were studied in [13] and [14] . Most techniques focused on the frequency acquisition process but neglected the mode switching process. To the authors' knowledge, there has been no report that focused on the MSC. This paper presents a fast-locking ADPLL with a novel Counter-Based MSC (CB-MSC), which takes into account both the frequency acquisition process and the mode switching process. By monitoring the variation of DCO Tuning Word (OTW), the CB-MSC can control the ADPLL to switch from one operational mode to another quickly, which significantly reduces the mode switching time. An estimated OTW for presetting the DCO is also generated by the CB-MSC to accelerate the frequency acquisition process. Simulation results demonstrate that the maximum improvement factor is up to 62.5% compared with [10] .
II. ARCHITECTURE OVERVIEW OF THE PROPOSED FAST-LOCKING ADPLL
The diagram of the proposed fast-locking ADPLL is shown in Fig. 2 . The OTW generator is the same as that marked in dotted square in Fig. 1 . The tunable capacitors in the DCO are quantized and split into three banks. Each bank corresponds to an operational mode of the ADPLL, namely PVT-calibration (P ) mode, acquisition (A) mode, and tracking (T ) mode, respectively. The three modes are sequentially activated during the frequency acquisition process of the ADPLL. The DCO output frequency (f CKV ) is direct set by the OTW * X , where X = P , A, and T .
The proposed CB-MSC monitors the variation of OTW * X and generates a mode switching signal and estimated OTWs for the ADPLL. In P mode, OTW * P is monitored by the CB-MSC. When P mode is completed, OTW * P is fixed, and a mode switching signal is generated to control the ADPLL to switch to A mode immediately. Also an estimated OTW, OTW E A , is generated and added to the original OTW value (OTW o A ) to preset the DCO, which will greatly accelerate the frequency locking speed in A mode. The same operation as in P mode takes place in A mode. 
III. PRINCIPLE OF THE CB-MSC
In the multi-operational modes ADPLL, how to judge that the frequency acquisition process is completed in a certain operational mode is the crucial issue for the MSC. The proposed CB-MSC solves this problem basing on the ADPLL's inherent characteristic of frequency dithering, which will be explained in detail in this section. Fig. 3 shows an example of frequency acquisition process of the three-operational modes ADPLL. The DCO free running frequency is defined as f free and the desired output frequency is f * CKV , which is determined by the frequency command word (FCW) and frequency reference (FREF) clock.When the frequency acquisition is completed in a certain mode, the DCO output frequency dithers between the upper and lower frequency levels around the frequency desired, which is marked in the dotted circle in Fig. 3 . This frequency dithering characteristic of the ADPLL is due to the frequency quantization effect of the DCO. Furthermore, as shown in Fig.  4(a) , when the desired output frequency f * CKV is close to the upper frequency level f 2 , the time that f CKV stays at f 2 (T high ) is longer than the time that at lower frequency f 1 (T low ). This is because when the DCO output frequency is f 2 , the frequency difference between f 2 and f * CKV is very small, therefore, it takes a long time for the ADPLL to accumulate a large enough phase error to change the DCO output from f 2 to f 1 . When the DCO output frequency is f 1 , there is a large frequency difference between f 1 and f * CKV , so it takes a short time for the ADPLL to accumulate a phase error that is big enough to change the DCO output back to f 2 . The other two statuses with the similar principles to Fig. 4(a) are shown in Fig. 4(b) and Fig. 4(c) . 
A. Frequency Dithering in the DCO-Based ADPLL

B. Details of the CB-MSC
The novel CB-MSC is based on the ADPLL's inherent characteristic of frequency dithering. A Finite State Machine (FSM) accompanied by a counter is adopted to realize the proposed CB-MSC. The principle is shown in Fig. 5 . The counter is used to record T high and T low in P mode and A mode. Symbols '•', ' * ', and 'X' represent different frequency levels.
There are two conditions that indicate the frequency acquisition process has been completed in the current operational mode and the ADPLL needs to switch to the next operational mode: 1) One condition is that the DCO output frequency dithers between two adjacent frequency levels (for example '•' and ' * ') for Q times. In our design Q is set to 2. In this condition, the state of the FSM traverses all the available states starting from '00' to '01', '10', '11' sequently and finally back to '00'. Simultaneously, a mode switching signal is generated to instruct the ADPLL to switch to the next operational mode. This condition means that the DCO output frequency stays at neither f 1 nor f 2 for a long time, which corresponds to Fig. 4(c) . In this circumstance, the desired frequency f * CKV is in the middle of f 1 and f 2 . Consequently, the estimated OTW E A (or OTW E T ) is assigned a value in the middle of its available range.
2) The other condition is that the counter reaches the upper bound N , which is 16 in our design. In this condition, the state of the FSM switches to '00' directly and a mode switching signal is generated to instruct the ADPLL to switch to the next operational mode immediately. This condition means the DCO output frequency stays at either f 1 or f 2 for a long time, which corresponds to Fig. 4(a) or Fig. 4(b) . In this circumstance, the current DCO output frequency is close to the desired f * CKV . Therefore, the estimated OTW E A (or OTW E T ) is assigned 0. It should be noted that the value of Q should be regarded. In our design, Q is set to 2. Although a bigger Q could be used, it would take more time for the ADPLL to switch from one operational mode to another, which increases the settling time and also the circuit complexity. Set Q to 1 is not recommended. Though it could reduce the mode switching time of the ADPLL, it may cause a wrong judgement of frequency acquisition in some cases.
IV. IMPLEMENTATION AND SIMULATION RESULTS
The proposed fast-locking ADPLL of to 0. The frequency command word (FCW) is a 23-bit fixed point digital word having 8-bit integer part and 15-bit fractional part. The OTW X (X = P , A, T ) are signed integer with different bits. The detailed parameters of the ADPLL are presented in Table I , which are referenced to those in [10] .
A. Transient Response of the Proposed ADPLL
An example of frequency acquisition process is given in this part to show the operation details of the proposed CB-MSC. (Fig. 1) . 2 Settling time of the ADPLL with CB-MSC (Fig. 2) . 3 Obtained by (T(a) − T(b))/T(a) × 100%.
The frequency command word (FCW) is set to 190, therefore, the desired output frequency is 2470 MHz (190×13 MHz). Fig. 6 shows the transient response of the proposed ADPLL. The x-axis is the time evolution in CKV clock units (about 417 ps/cycle). The y-axis is the time deviation expressed in femtoseconds from an initial value of 417 ps, which is the DCO free running cycle. Zoom views of the three operational modes are shown in Fig. 6(b) , (c) and (d), respectively.
In PVT-calibration mode, as shown in Fig. 6(b) , the DCO output frequency approaches the desired frequency in a step of Δf P from an initial value of 0. At the end of P mode, the OTW P reaches 30 and remains for a long time. This means that the current DCO output is close to the desired frequency corresponding to Fig. 4(a) or Fig. 4(b) . Consequently, the OTW P is fixed to 30 and the ADPLL switches to the acquisition mode immediately. According to the principle of the CB-MSC, the estimated OTW E A is assigned 0 for presetting the DCO.
In acquisition mode, the OTW A starts from the preset value of OTW E A . In Fig. 6(c) , we can see that the frequency dithers between the adjacent frequency levels for 2 times. This means the frequency acquisition process is completed in the current mode according to the principle of the CB-MSC presented in Fig. 5 . Therefore, the OTW A is fixed to 0 and the estimated OTW E T is assigned -8 based on Fig. 4(c) . In tracking mode, the OTW T starts from the preset value of OTW E T , which is very close to the final value OTW * T , as shown in Fig. 6(d) . So the frequency acquisition time in this mode is significantly reduced. The total settling time of the ADPLL is 5.7 µs. At the end of tracking mode, the frequency is still dithering due to the finite frequency resolution in the DCO. A further finer frequency resolution could be achieved using a ΣΔ modulator [15] .
B. Settling Time Improvement
Both the ADPLLs shown in Fig. 1 and Fig. 2 There are two reasons for the settling time improvement:
1) In our design, both the acquisition mode and tracking mode are considered. While in [10] , only the tracking mode is considered. Consequently, a faster acquisition process is achieved in our design. 2) A novel CB-MSC is used in our design, which is not contained in [10] . The CB-MSC assists to estimate and preset the OTWs, which greatly reduces the mode switching time and accelerates the locking process in both acquisition mode and tracking mode.
V. CONCLUSIONS
This paper has presented a novel counter-based mode switching controller for the multi-operational modes DCObased ADPLL to improve its settling time performance. Since both the frequency acquisition process and the mode switching process are considered, the proposed fast-locking ADPLL achieves a much faster settling time compared with [10] . A minimum settling time of 5.7 µs has been achieved and the average improvement factor is 37.8%. In this work, to achieve a fast frequency acquisition process, estimated OTWs are generated for both the acquisition mode and the tracking mode as shown in Fig. 2 . To further reduce the settling time, an estimate OTW E P for presetting the DCO in PVT-calibration mode should be taken into account. How to obtain the OTW E P is a valuable research area and will be our future work.
